

IMP690A,692A, 802L/M, 805L µP Supervisor with Battery Backup Switch

IMP705/6/7/8, 813L

Low-Power μ P Supervisor Circuits

IMP809, IMP810

3-Pin Microcontroller Power Supply Supervisor

IMP811, IMP812

4-Pin μP Voltage Supervisor with Manual Reset





µP Supervisor Cross Reference

Product Selection Guide

Part Number	Backup Battery Switch	Watchdog Timer	Power Fail Comparator Monitor	Manual Reset Pin	Active LOW Reset	Active HIGH Reset	Nominal Threshold Voltage (V)	Maximum Supply Current* (µA)	Packages
IMP690A	Х	Х	X		Х		4.65	100	4,5
IMP692A	Х	Х	X		Х		4.40	100	4,5
IMP705		Х	Х	Х	Х		4.65	140	1, 4, 5
IMP706		Х	Х	Х	Х		4.40	140	1, 4, 5
IMP707			Х	Х	Х	Х	4.65	140	1, 4, 5
IMP708			Х	Х	Х	Х	4.40	140	1, 4, 5
IMP802L	Х	Х	Х		Х		4.65	100	4,5
IMP802M	Х	Х	Х		Х		4.40	100	4,5
IMP805L	Х	Х	Х			Х	4.40	100	4,5
IMP809J					Х		4.00	15	3
IMP809L					Х		4.63	15	3
IMP809M					Х		4.38	15	3
IMP809R					Х		2.63	10	3
IMP809S					Х		2.93	10	3
IMP809T					Х		3.08	10	3
IMP810J						Х	4.00	15	3
IMP810L						Х	4.63	15	3
IMP810M						Х	4.38	15	3
IMP810R						Х	2.63	10	3
IMP810S						Х	2.93	10	3
IMP810T						Х	3.08	10	3
IMP811J				Х	Х		4.00	15	2
IMP811L				Х	Х		4.63	15	2
IMP811M				Х	Х		4.38	15	2
IMP811R				Х	Х		2.63	10	2
IMP811S				Х	Х		2.93	10	2
IMP811T				Х	Х		3.08	10	2
IMP812J				Х		Х	4.00	15	2
IMP812L				Х		Х	4.63	15	2
IMP812M				Х		Х	4.38	15	2
IMP812R				Х		Х	2.63	10	2
IMP812S				Х		Х	2.93	10	2
IMP812T				Х		Х	3.08	10	2
IMP813L		Х	Х	Х		Х	4.65	140	1, 4, 5

* Over Operating Temperature Range

Packages: ① 8-pin MicroSO ② 4-pin SOT-143 ③ 3-pin SOT-23 ④ 8-pin Plastic DIP

5 8-pin SO



IMP690A, 692A, 802L/M, 805L

POWER MANAGEMENT

μP Supervisor with Battery **Backup Switch**

The IMP690A/IMP692A/IMP802L/IMP802M/IMP805L simplify power supply monitoring and control in microprocessor systems. Each circuit implements four functions: Reset control, watchdog monitoring, batterybackup switching and power-failure monitoring. In addition to microprocessor reset under powerup and power-down conditions, these devices provide battery-backup switching to maintain control in powerloss and brown-out situations. Additional monitoring capabilities can provide an early warning of unregulated power-supply loss before the voltage regulator drops out. The important features of these four functions are:

- 1.6 second watchdog timer to keep microprocessor responsive a)
- 4.40V or 4.65V V_{CC} threshold for microprocessor reset at power-up b) and power-down
- SPDT (single-pole, double-throw) PMOS switch connects backup c) power to RAM if V_{CC} fails
- 1.25V threshold detector for power loss or general purpose voltage d) monitoring

While these features are pin-compatible with the industry standard power-supply supervisors offered by Maxim, the IMP devices are superior replacements and can reduce power requirements by 70 percent when compared to Maxim MAX690/MAX692A/MAX802L/MAX802M/ MAX805L devices. Short-circuit and thermal protection have also been added.

The IMP690A/IMP802L/IMP805L generate a reset pulse when the supply voltage drops below 4.65V, and the IMP692A/IMP802M generate a reset below 4.40V. The IMP802L/IMP802M have power-fail accuracy to $\pm 2\%$. The IMP805L is the same as the IMP690A except that RESET is provided instead of RESET.

Battery-Switchover

Circuit

1 25\

3.5V

(1+)

ſ+

0.8V

IMP805L

³ GND

 \sim

Block Diagrams

VBATT O

V_{CC} C

PFIC

() IMP805L


Key Features

- Design improvement over Maxim MAX690A/692A/802L/802M/805L
 - 70% lower current than Maxim: 100µA maximum
 - RESET Operation to 1.1V
- Two precision supply-voltage monitor options — 4.65V (IMP690A/802L/805L) — 4.40V (IMP692A/802M)
- Battery-backup power switch on-chip
- Watchdog timer: 1.6 second timeout
- Power failure/low battery detection
- Short-circuit protection and thermal limiting
- Small 8-pin SO package
- No external components
- Specified over full temperature range

Applications

- Embedded control systems
- Battery-operated systems
- Intelligent instruments
- Wireless communication systems
- PDAs and handheld equipment
- μP/μC power supply monitoring


Typical Application





Pin Configuration

Plastic/CerDip/SO



690A_02.eps

Ordering Information

Part Number	Reset Threshold (V)	Temperature Range	Pins-Package
IMP690A			
IMP690ACPA	4.5 to 4.75	0°C to +70°C	8-Plastic DIP
IMP690ACSA	4.5 to 4.75	0°C to +70°C	8-SO
IMP690AC/D	4.5 to 4.75	25°C	DICE
IMP690AEPA	4.5 to 4.75	-40°C to +85°C	8-Plastic DIP
IMP690AESA	4.5 to 4.75	-40°C to +85°C	8-SO
IMP690AMJA	4.5 to 4.75	Contact Factory	8-CerDIP
IMP692A			
IMP692ACPA	4.25 to 4.50	0°C to +70°C	8-Plastic DIP
IMP692ACSA	4.25 to 4.50	0°C to +70°C	8-SO
IMP692AC/D	4.25 to 4.50	25°C	DICE
IMP692AEPA	4.25 to 4.50	-40°C to +85°C	8-Plastic DIP
IMP692AESA	4.25 to 4.50	-40°C to +85°C	8-SO
IMP692AMJA	4.25 to 4.50	Contact Factory	8-CerDIP
IMP802L			
IMP802LCPA	4.5 to 4.75	0°C to +70°C	8-Plastic DIP
IMP802LCSA	4.5 to 4.75	0°C to +70°C	8-SO
IMP802LEPA	4.5 to 4.75	-40°C to +85°C	8-Plastic DIP
IMP802LESA	4.5 to 4.75	-40°C to +85°C	8-SO
IMP802M			
IMP802MCPA	4.25 to 4.50	0°C to +70°C	8-Plastic DIP
IMP802MCSA	4.25 to 4.50	0°C to +70°C	8-SO
IMP802MEPA	4.25 to 4.50	-40°C to +85°C	8-Plastic DIP
IMP802MESA	4.25 to 4.50	-40°C to +85°C	8-SO
IMP805L			
IMP805LCPA	4.5 to 4.75	0°C to +70°C	8-Plastic DIP
IMP805LCSA	4.5 to 4.75	0°C to +70°C	8-SO
IMP805LC/D	4.5 to 4.75	25°C	DICE
IMP805LEPA	4.5 to 4.75	−40°C to +85°C	8-Plastic DIP
IMP805LESA	4.5 to 4.75	−40°C to +85°C	8-SO
IMP805LMJA	4.5 to 4.75	Contact Factory	8-CerDIP

Pin Description

Pin Number			
IMP690A/IMP692A IMP802L/IMP802M	IMP805L	Name	Function
1	1	V _{OUT}	Voltage supply for RAM. When V_{CC} is above the reset threshold, V_{OUT} connects to V_{CC} through a P-channel MOS device. If V_{CC} falls below the reset threshold, this output will be connected to the backup supply at V_{BATT} (or V_{CC} , whichever is higher) through the MOS switch to provide continuous power to the CMOS RAM.
2	2	V _{CC}	+5V power supply input
3	3	GND	Ground
4	4	PFI	Power failure monitor input. PFI is connected to the internal power fail comparator which is referenced to 1.25V. The power fail output (PFO) is active LOW but remains HIGH if PFI is above 1.25V. If this feature is unused, the PFI pin should be connected to GND or V _{OUT} .
5	5	PFO	Power-fail output. PFO is active LOW whenever the PFI pin is less than 1.25V.
6	6	WDI	Watchdog input. The WDI input monitors microprocessor activity. An internal timer is reset with each transition of the WDI input. If WDI is held HIGH or LOW for longer than the watchdog timeout period, typically 1.6 seconds, RESET (or $\overrightarrow{\text{RESET}}$) is asserted for the reset pulse width time, t_{RS} , of 140ms, minimum.
7		RESET	Active-LOW reset output. When triggered by V _{CC} falling below the reset threshold or by watchdog timer timeout, RESET (or RESET) pulses low for the reset pulse width, t _{RS} , typically 200ms. It will remain low if V _{CC} is below the reset threshold (4.65V in the IMP690A/IMP802L and 4.4V in the IMP692A/IMP802L) and remains low for 200ms after V _{CC} rise above the reset threshold.
	7	RESET	Active-HIGH reset output. The inverse of RESET.
8	8	V _{BATT}	Auxiliary power or backup-battery input. V_{BATT} should be connected to GND if the function is not used. This input has about 40mV of hysteresis to prevent rapid toggling between V_{CC} and V_{BATT} .

Absolute Maximum Ratings

Pin Terminal Voltage with Respect to Ground V _{CC} 0.3V to 6.0V	Continuous Plastic DIP
V_{BATT}	SO (derate
All Other Inputs [*] $\dots \dots \dots$	CerDIP (de
Input Current at V _{CC} 200mA	Operating Ten
Input Current at V _{BATT} 50mA	Operating Ten
Input Current at GND 20mA	Storage Temp
Output Current:	Lead Tempera
V _{OUT}	* The input vo current is lin
Rate of Nise. v_{BAII} and v_{CC}	These are stres

* The input voltage limits on PFI and WDI may be exceeded if the current is limited to less than 10mA

These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for prolonged time periods may affect device reliability.



Electrical Characteristics

Unless otherwise noted V_{CC} = 4.75V to 5.5V for the IMP690A/IMP802L/IMP805L and V_{CC} = 4.5V to 5.5V for the IMP692A/IMP802M; $V_{BATT} = 2.8V$; and $T_A = T_{MIN}$ to T_{MAX} .

Parameter	Symbol	Conditions		Min	Тур	Max	Units
V _{CC} , V _{BATT} Voltage Range	-	IMP69_AC, IMP802_C		1.1		5.5	V
(Note 1)		IMP805LC		1.1		5.5	
		IMP69_AE, IMP80E		1.1		5.5	
Supply Current Excluding IOUT	I _S	IMP69_AC, IMP802_C			35	100	μA
		IMP69_AE, IMP802_E, IMP8	805LE		35	100	
I _{SUPPLY} in Battery-Backup Mode		$V_{CC} = 0V, V_{BATT} = 2.8V$	$T_A = 25^{\circ}C$			1.0	μA
(Excluding I _{OUT})			$T_A = T_{MIN}$ to T_{MAX}			5.0	
VBATT Standby Current		$5.5V > V_{CC} > V_{BATT} - 0.2V$	$T_A = 25^{\circ}C$	-0.1		0.02	μA
(Note 2)			$T_A = T_{MIN}$ to T_{MAX}	-1.0		0.02	
V _{OUT} Output		I _{OUT} = 5mA		$V_{CC} - 0.025$	$V_{CC} - 0.010$		V
		I _{OUT} = 50mA		$V_{CC} - 0.25$	$V_{CC} - 0.10$		
V _{OUT} in Battery-Backup Mode		$I_{OUT} = 250 \mu A, V_{CC} < V_{BATT} -$	0.2V	$V_{BATT} - 0.1$	$V_{BATT} - 0.001$		V
Battery Switch Threshold,		$V_{CC} < V_{RT}$	Power-up		20		mV
V _{CC} to V _{BATT}			Power-down		-20		
Battery Switchover Hysteresis					40		mV
Reset Threshold	V _{RT}	IMP690A/802L/805L		4.50	4.65	4.75	V
		IMP692A, IMP802M		4.25	4.40	4.50	
		IMP802L, T _A = 25°C, V _{CC} fall	ing	4.55		4.70	
		IMP802M, T _A = 25°C, V _{CC} fal	ling	4.30		4.45	
Reset Threshold Hysteresis					40		mV
Reset Pulse Width	t _{RS}			140	200	280	ms
Reset Output Voltage		I _{SOURCE} = 800μA		V _{CC} – 1.5			V
		I _{SINK} = 3.2mA				0.4	
		IMP69_AC, IMP802_C, V _{CC}	= 1.0V, Ι _{SINK} = 50μΑ			0.3	
		IMP69_AE, IMP802_E, V _{CC}	= 1.2V, Ι _{SINK} = 100μA			0.3	
		IMP805LC, $I_{SOURCE} = 4\mu A$, \	/ _{CC} = 1.1V	0.8			
		IMP805LE, $I_{SOURCE} = 4\mu A$, V	/ _{CC} = 1.2V	0.9			
		IMP805L, I _{SOURCE} = 800µA		V _{CC} – 1.5			
		IMP805L, I _{SINK} = 3.2mA				0.4	
Watchdog Timeout	t _{WD}			1.00	1.60	2.25	sec
WDI Pulse Width	t _{WP}	V_{IL} = 0.4V, V_{IH} = 0.8 V_{CC}		50			ns
WDI Input Current		$WDI = V_{CC}$			50	150	μA
		WDI = 0V		-150	-50		
WDI Input Threshold		V _{CC} = 5V, Logic LOW				0.8	V
(Note 3)		V _{CC} = 5V, Logic HIGH		3.5			
PFI Input Threshold		IMP69_A, IMP805L, V _{CC} = 5	V	1.20	1.25	1.30	V
-		IMP802_C/E, $V_{CC} = 5V$		1.225	1.250	1.275	
PFI Input Current				-25	0.01	25	nA
PFO Output Voltage		I _{SOURCE} = 800μA		V _{CC} – 1.5			V
-		$I_{SINK} = 3.2mA$		1		0.4	

Notes: 1. If V_{CC} or V_{BATT} is 0V, the other must be greater than 2.0V. 2. Battery charging-current is "-". Battery discharge-current is "+".

3. WDI is guaranteed to be in an intermediate level state if WDI is floating and V_{CC} is within the operating voltage range. WDI input impedance is $50k\Omega$. WDI is biased to $0.3V_{CC}$.



Reset Output

It is important to initialize a microprocessor to a known state in response to specific events that could create code execution errors and "lock-up". The reset output of these supervisory circuits send a reset pulse to the microprocessor in response to power-up, power-down/power-loss or a watchdog time-out. The reset pulse width, t_{RS} , is typically around 200ms and is LOW for the IMP690A, IMP692A, IMP802 and HIGH for the IMP805L.

Power-up reset occurs when a rising V_{CC} reaches the reset threshold, V_{RT} , forcing a reset condition in which the reset output is asserted in the appropriate logic state for the duration of t_{RS} . *Figure 2* shows the reset pin timing.

Power-loss or "brown-out" reset occurs when V_{CC} dips below the reset threshold resulting in a reset assertion for the duration of t_{RS} .

The reset signal remains asserted as long as V_{CC} is between V_{RT} and 1.1V, the lowest V_{CC} for which these devices can provide a guaranteed logic-low output. To ensure logic inputs connected to the IMP690A/692A/802 RESET pin are in a known state when V_{CC} is under 1.1V, a 100k Ω pull-down resistor at RESET is needed: the logic-high IMP805L will need a pull-up resistor to V_{CC} .

A Watchdog time-out reset occurs when a logic "1" or logic "0" is continuously applied to the WDI pin for more than 1.6 seconds. After the duration of the reset interval, the watchdog timer starts a new 1.6 second timing interval; the microprocessor must service the watchdog input by changing states or by floating the WDI pin before this interval is finished. If the WDI pin is held either HIGH or LOW, a reset pulse will be triggered every 1.8 seconds (the 1.6 second timing interval plus the reset pulse width t_{RS}).




Figure 1. Block Diagram




Figure 2. Timing Diagram



Microprocessor Interface.

The IMP690 has logic-LOW RESET output while the IMP805 has an inverted logic-HIGH RESET output. Microprocessors with bidirectional reset pins (69HC11 for example) can pose a problem when the supervisory circuit and the microprocessor output pins attempt to go to opposite logic states. The problem can be resolved by placing a 4.7k Ω resistor between the RESET output and the microprocessor reset pin. This is shown in *Figure 3*. Since the series resistor limits drive capabilities, the reset signal to other devices should be buffered.

Buffered RESET to Other System Components





Figure 3. Interfacing with bi-directional microprocessor reset inputs

Watchdog Input

As discussed in the Reset section, the Watchdog Input is used to monitor microprocessor activity. It can be used to insure that the microprocessor is in a continually responsive state by requiring that the WDI pin be toggled every second. If the WDI pin is not toggled within the 1.6 second window (minimum $t_{WD} + t_{RS}$), a reset pulse will be asserted to return the microprocessor to the initial start-up state. Pulses as short as 50ns can be applied to the WDI pin. If this feature is not used, the WDI pin should be opencircuited or the logic placed into a high-impedance state to allow the pin to float.

Backup-Battery Switchover

A power loss can be made less severe if the system RAM contents are preserved. This is achieved in the IMP690/692/802/805 by switching from the failed V_{CC} to an alternate power source connected at V_{BATT} when V_{CC} is less than the reset threshold voltage (V_{CC} < V_{RT}), and V_{CC} is less than V_{BATT}. The V_{OUT} pin is normally connected to V_{CC} through a 2 Ω PMOS switch but a brown-out or loss of V_{CC} will cause a switchover to V_{BATT} by means of a 20 Ω PMOS switch. Although both conditions (V_{CC} < V_{RT} and V_{CC} < V_{BATT}) must occur for the switchover to V_{BATT} to occur, V_{OUT} will be switched back to V_{CC} when V_{CC} exceeds V_{RT} irrespective of the voltage at V_{BATT}. It should be noted that an internal device diode (D1 in *Figure 4*) will be forward biased if V_{BATT} exceeds V_{CC} by more than a diode drop when V_{CC} is switched to V_{OUT}. Because of this it is recommended that V_{BATT} be no greater than V_{RT} +0.6V.



CONDITION	SW1/SW2	SW3/SW4
V _{CC} > Reset Threshold	Open	Closed
V_{CC} < Reset Threshold and V_{CC} > V_{BATT}	Open	Closed
V_{CC} < Reset Threshold and V_{CC} < V_{BATT}	Closed	Open

IMP690A/IMP802L/IMP805L Reset Threshold = 4.65V IMP692A/IMP802M Reset Threshold = 4.4V

690A_06.eps

Figure 4. Internal device configuration of battery switch-over function

Table 1. Pin Connections in Battery Backup Mode

Pin	Connection
Vout	Connected to V _{BATT} through internal PMOS switch
VBATT	Connected to V _{OUT}
PFI	Disabled
PFO	Logic-LOW
RESET	Logic LOW (except on IMP805 where it is HIGH)
WDI	Watchdog timer disabled

During the backup power mode, the internal circuitry of the supervisory circuit draws power from the battery supply. While V_{CC} is still alive, the comparator circuits remain alive and the current drawn by the device is typically 35µA. When V_{CC} drops more than 1.1V below V_{BATT} , the internal switchover comparator, the PFI comparator and WDI comparator will shut off, reducing the quiescent current drawn by the IC to less than 1µA.

Backup Power Sources - Batteries

Battery voltage selection is important to insure that the battery does not discharge through the parasitic device diode D1 (see *Figure 4*) when V_{CC} is less than V_{BATT} and $V_{CC} > V_{RT}$.

Table 2. Maximum Battery Voltages

Part No.	MAXIMUM Battery Voltage
IMP690A	4.80
IMP802L	4.80
IMP805L	4.80
IMP692A	4.55
IMP802M	4.55

Although most batteries that meet the requirements of *Table 2* are acceptable, lithium batteries are very effective backup source due to their high-energy density and very low self-discharge rates.

Battery Replacement while Powered

Batteries can be replaced even when the device is in a powered state as long as V_{CC} remains above the reset threshold voltage V_{RT} . In the IMP devices, a floating V_{BATT} pin will not cause a power-supply switchover as can occur in some other supervisory circuits. If V_{BATT} is not used, the pin should be grounded.

Backup Power Sources - SuperCap™

Capacitor storage, with very high values of capacitance, can be used as a back-up power source instead of batteries. SuperCapTM are capacitors with capacities in the fractional farad range. A 0.1 farad SuperCap[™] would provide a useful backup power source. Like the battery supply, it is important that the capacitor voltage remain below the maximum voltages shown in Table 2. Although the circuit of Figure 5 shows the most simple way to connect the SuperCap[™], this circuit cannot insure that an overvoltage condition will not occur since the capacitor will ultimately charge up to V_{CC}. To insure that an overvoltage condition does not occur, the circuit of Figure 6 is preferred. In this circuit configuration, the diode-resistor pair clamps the capacitor voltage at one diodedrop below V_{CC} . V_{CC} itself should be regulated within $\pm 5\%$ of 5V for the IMP692A/802M or within ±10% of 5V for the IMP690A/802L/805L to insure that the storage capacitor does not achieve an overvoltage state.

Application Information

Note: SuperCapTM is a trademark of Baknor Industries




Figure 5. Capacitor as a backup power source




Figure 6. Capacitor as back-up Power Source - Voltage clamped to 0.5V below V_{CC}



Operation Without a Backup Power Source

When operating without a back-up power source, the V_{BATT} pin should be connected to GND and V_{OUT} should be connected to V_{CC} , since power source switchover will not occur. Connecting V_{OUT} to V_{CC} eliminates the voltage drop due to the ON-resistance of the PMOS switch.

Power-Fail Comparator

The Power Fail feature is an independent voltage monitoring function that can be used for any number of monitoring activities. The PFI function can provide an early sensing of power supply failure by sensing the voltage of the unregulated DC ahead of the regulated supply sensing seen by the backup-battery switchover circuitry.

The PFI pin is compared to a 1.25V internal reference. If the voltage at the PFI pin is less than this reference voltage, the \overrightarrow{PFO} pin goes low. By sensing the voltage of the raw DC power supply, the microprocessor system can prepare for imminent power-loss, especially if the battery backup supply is not enabled. The input voltage at the PFI pin results from a simple resistor voltage divider as shown in *Figure 7*.




Figure 7. Simple Voltage divider sets PFI trip point

Power Fail Hysteresis

A noise margin can be added to the simple monitoring circuit of *Figure* 7 by adding positive feedback from the \overrightarrow{PFO} pin. The circuit of *Figure* 8 adds this positive "latching" effect by means of an additional resistor R3 connected between \overrightarrow{PFO} and \overrightarrow{PFO} and \overrightarrow{PFI} which helps in pulling \overrightarrow{PFI} in the direction of \overrightarrow{PFO} and eliminating an indecision at the trip point. Resistor R3 is normally about 10 times higher in resistance than R2 to keep the hysteresis band reasonable and should be larger than $10k\Omega$ to avoid excessive loading on the \overrightarrow{PFO} pin. The calculations for the correct values of resistors to set the hysteresis thresholds are given in *Figure* 8. A capacitor can be added to offer additional noise rejection by low-pass filtering.




Figure 8. Hysteresis added to PFI pin



Monitoring Capabilities of the Power-Fail Input

Although designed for power supply failure monitoring, the PFI pin can be used for monitoring any voltage condition that can be scaled by means of a resistive divider. An example is the negative power supply monitor configured in *Figure 9*. In this case a good negative supply will hold the PFI pin below 1.25V and the PFO pin will be at a logic "0". As the negative voltage declines, the voltage at the PFI pin will rise until it exceeds 1.25V and the PFO pin will go to a logic "1".





Figure 9. Using PFI to monitor negative supply voltage




Package Dimensions


Plastic DIP (8-Pin)



CerDIP (8-Pin)



SO (8-Pin)



	Inches		Millim	ieters		
	Min	Max	Min	Max		
	Plastic DIP (8-Pin)*					
А		0.210		5.33		
A1	0.015		0.38			
A2	0.115	0.195	2.92	4.95		
b	0.014	0.022	0.36	0.56		
b2	0.045	0.070	1.14	1.78		
b3	0.030	0.045	0.80	1.14		
D	0.355	0.400	9.02	10.16		
D1	0.005		0.13			
E	0.300	0.325	7.62	8.26		
E1	0.240	0.280	6.10	7.11		
е	0.100		2.	54		
eA	0.300		7.0	62		
eВ		0.430		10.92		
eC		0.060				
L	0.115	0.150	2.92	3.81		
		CerDIF	9 (8-Pin)			
A		0.200		5.08		
A1	0.015	0.070	0.38	1.78		
b	0.014	0.023	0.36	0.58		
b2	0.038	0.065	0.97	1.65		
С	0.008	0.015	0.20	0.38		
D		0.405		10.29		
D1	0.005		0.13			
E	0.290	0.320	7.37	8.13		
E1	0.220	0.310	5.59	7.87		
е		0.100	2.	54		
L	0.125	0.200	3.18	5.08		
		SO (8-	Pin)**			
A	0.053	0.069	1.35	1.75		
A1	0.004	0.010	0.10	0.25		
В	0.013	0.020	0.33	0.51		
С	0.007	0.010	0.19	0.25		
е		0.050	1.:	27		
E	0.150	0.157	3.80	4.00		
н	0.228	0.244	5.80	6.20		
L	0.016	0.050	0.40	1.27		
D	0.189	0.197	4.80	5.00		

* JEDEC Drawing MS-001BA ** JEDEC Drawing MS-012AA



IMP705/6/7/8, 813L

POWER MANAGEMENT

Low-Power µP Supervisor Circuits

- Watchdog timer
- Brownout detection
- Power supply monitor

The IMP705/706/707/708 and IMP813L CMOS supervisor circuits monitor power-supply and battery voltage level, and $\mu P/\mu C$ operation. Compared to pin-compatible devices offered by Maxim Integrated Products, IMP devices feature 60 percent lower maximum supply current.

The family offers several functional options. Each device generates a reset signal during power-up, power-down and during brownout conditions. A reset is generated when the supply drops below 4.65V (IMP705/707/813L) or 4.40V (IMP706/708). For 3V power supply applications, refer to the IMP705P/R/S/T data sheet. In addition, the IMP705/706/813L feature a 1.6 second watchdog timer. The IMP707/708 have both active-HIGH and active-LOW reset outputs but no watchdog function. The IMP813L has the same pin-out and functions as the IMP705 but has an active-HIGH reset output. A versatile power-fail circuit has a 1.25V threshold, useful in checking battery levels and non-5V supplies. All devices have a manual reset (\overline{MR}) input. The watchdog timer output will trigger a reset if connected to \overline{MR} .


All devices are available in 8-pin DIP, SO and MicroSO packages.

Key Features


- Improved replacements for the Maxim MAX705/6/7/8, MAX813L
 - 140µA maximum supply current
 - 60% improvement
- Precision power supply monitor
 4.65V threshold (IMP705/707/813L)
 4.40V threshold (IMP706/8)
- Debounced manual reset input
- Voltage monitor
 1.25V threshold
 - Battery monitor/Auxiliary supply monitor
- Watchdog timer (IMP705/706/813L)
- ◆ 200ms reset pulse width
- Active HIGH reset output (IMP707/708/813L)
- MicroSO package

Applications

- Computers and embedded controllers
- Battery-operated systems
- Intelligent instruments
- Wireless communication systems
- PDAs and handheld equipment




Block Diagrams





IMP705/6/7/8, 813L

Pin Configuration





Ordering Information

Part Number	Reset Threshold (V)	Temperature Range	Pins-Package
IMP705 Active LOW I	Reset, Watchdog Output and Manu	al RESET	
IMP705CPA	4.65	0°C to +70°C	8-Plastic DIP
IMP705CSA	4.65	0°C to +70°C	8-SO
IMP705CUA	4.65	0°C to +70°C	8-MicroSO
IMP705C/D	4.65	25°C	Dice
IMP705EPA	4.65	-40°C to +85°C	8-Plastic DIP
IMP705ESA	4.65	-40°C to +85°C	8-SO
IMP706ESA	4.40	-40°C to +85°C	8-SO
IMP706 Active LOW I	Reset, Watchdog Output and Manu	al RESET	
IMP706CPA	4.40	0°C to +70°C	8-Plastic DIP
IMP706CSA	4.40	0°C to +70°C	8-SO
IMP706CUA	4.40	0°C to +70°C	8-MicroSO
IMP706C/D	4.40	25°C	Dice
IMP706EPA	4.40	-40°C to +85°C	8-Plastic DIP
IMP706ESA	4.40	-40°C to +85°C	8-SO
IMP707 Active LOW &	A HIGH Reset with Manual RESET		
IMP707CPA	4.65	0°C to +70°C	8-Plastic DIP
IMP707CSA	4.65	0°C to +70°C	8-SO
IMP707CUA	4.65	0°C to +70°C	8-MicroSO
IMP707C/D	4.65	25°C	Dice
IMP707EPA	4.65	-40°C to +85°C	8-Plastic DIP
IMP707ESA	4.65	-40°C to +85°C	8-SO
IMP708 Active LOW &	A HIGH Reset with Manual RESET		
IMP708CPA	4.40	0°C to +70°C	8-Plastic DIP
IMP708CSA	4.40	0°C to +70°C	8-SO
IMP708CUA	4.40	0°C to +70°C	8-MicroSO
IMP708C/D	4.40	25°C	Dice
IMP708EPA	4.40	-40°C to +85°C	8-Plastic DIP
IMP708ESA	4.40	-40°C to +85°C	8-SO
IMP813L Active HIGE	I Reset, Watchdog Output and Mar	nual RESET	
IMP813LCPA	4.65	0°C to +70°C	8-Plastic DIP
IMP813LCSA	4.65	0°C to +70°C	8-SO
IMP813LCUA	4.65	0°C to +70°C	8-MicroSO
IMP813LC/D	4.65	25°C	Dice
IMP813LEPA	4.65	-40°C to +85°C	8-Plastic DIP
IMP813LESA	4.65	-40°C to +85°C	8-SO



Absolute Maximum Ratings

Pin Terminal Voltage with Respect to Ground						
V _{CC} –0.3V to 6.0V						
All other inputs ¹ $-0.3V$ to (V _{CC} + $0.3V$)						
Input Current at V _{CC} and GND 20mA						
Output Current: All outputs 20mA						
Rate of Rise at V _{CC} 100V/µs						
Plastic DIP Power Dissipation						
(Derate 9 mW/°C above 70°C)						
SO Power Dissipation						
(Derate 5.9 mW/°C above 70°C)						
MicroSO Power Dissipation						
(Derate 4.1 mW/°C above 70°C)						

Operating	Temperature	Range
-----------	-------------	-------

IMP705E/706E/707E/708E/813LE40°C to 85°C
IMP706C/707C/708C/813LC 0°C to 70°C
Storage Temperature Range65°C to 160°C
Lead Temperature Soldering(10 sec) 300°C

Note: 1. The input voltage limits on PFI and \overline{MR} can be exceeded if the input current is less than 10mA.

These are stress ratings only and functional operation is not implied.

Electrical Characteristics

Unless otherwise noted, $V_{CC} = 4.75V$ to 5.5V for the IMP705/707/813L. $V_{CC} = 4.5V$ to 5.5V for the IMP706/708 and over the operating temperature range.

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Operating Voltage Range	V _{CC}	IMP705/6/7/8C	1.2		5.5	V
		IMP813L	1.1		5.5	
		IMP705/6/7/8E, IMP813IE	1.2		5.5	
Supply Current	Icc	IMP705C/706C/813LC		75	140	μA
		IMP705E, IMP706E, IMP813LE	-	75	140	
		IMP707C, IMP708C	-	50	140	
		IMP707E, IMP708E	-	50	140	
RESET Threshold	V _{RT}	IMP705, IMP707, IMP813L, Note 2	4.50	4.65	4.75	V
		IMP706, IMP708, Note 2	4.25	4.40	4.50	
RESET Threshold Hysteresis		Note 2		40		mV
RESET Pulse Width	t _{RS}	Note 2	140	200	280	ms
MR Pulse Width	t _{MR}		0.15			μs
MR to RESET Out Delay	t _{MD}	Note 2			0.25	μs
MR Input Threshold	VIH		2.0			V
	V _{IL}				0.8	
MR Pull-up Current		$\overline{MR} = 0V$	100	250	600	μΑ
RESET Output Voltage		I _{SOURCE} = 800μA	V _{CC} - 1.5V			V
		I _{SINK} = 3.2mA			0.4	
		IMP705/6/7/8, $V_{CC} = 1.2V$, $I_{SINK} = 100\mu A$			0.3	
RESET Output Voltage		IMP707/708/813L, I _{SOURCE} = 800μA	V _{CC} - 1.5V			V
		IMP707/708, I _{SINK} = 1.2mA			0.4	
		IMP813L, I _{SINK} = 3.2mA			0.4	
		IMP813L, V_{CC} =1.2V, I_{SOURCE} = 4 μ A	0.9			
Watchdog Timeout Period	t _{WD}	IMP705/706/813L	1.00	1.60	2.25	S
WDI Pulse Width	t _{WP}	$V_{IL} = 0.4V, V_{IH} = 0.8V_{CC}$	50			ns
WDI Input Threshold	VIH	IMP705/706/813L, V _{CC} = 5V	3.5			V
	V _{IL}				0.8	
WDI Input Current		IMP705/706/813L, WDI = V _{CC}		50	150	μΑ
		IMP705/706/813L, WDI = 0V	-150	-50		
WDO Output Voltage		IMP705/706/813L, I _{SOURCE} = 800μA	V _{CC} - 1.5V			V
		IMP705/706/813L, I _{SINK} = 1.2mA			0.4	
PFI Input Threshold		$V_{CC} = 5V$	1.2	1.25	1.3	V
PFI Input Current			-25	0.01	25	nA
PFO Output Voltage		I _{SOURCE} = 800μA	V _{CC} - 1.5V			V
		I _{SINK} = 3.2mA			0.4	

Notes: 2. RESET (IMP705/6/7/8), RESET (IMP707/8, IMP813L)




IMP705/6/7/8, 813L

Pin Descriptions

		Pin N	umber				
IMP70	5/706	IMP70)7/708	IMP813L			
DIP/SO	MicroSO	DIP/SO	MicroSO	DIP/SO	MicroSO	Name	Function
1	3	1	3	1	3	MR	Manual RESET input. The active LOW input triggers a reset pulse. A 250μ A pull-up current allows the pin to be driven by TTL / CMOS logic or shorted to ground with a switch.
2	4	2	4	2	4	V _{CC}	+5V power supply input.
3	5	3	5	3	5	GND	Ground reference for all signals.
4	6	4	6	4	6	PFI	Power-fail voltage monitor input. With PFI less than 1.25V, $\overline{\text{PFO}}$ goes low. Connect PFI to ground or V_{CC} when not used.
5	7	5	7	5	7	PFO	Power-fail output. The output is active LOW and sinks current when PFI is less than 1.25V.
6	8	_	_	6	8	WDI	Watchdog input. WDI controls the internal watchdog timer. A HIGH or LOW signal for 1.6sec at WDI allows the internal timer to run-out, setting WDO LOW. The watchdog function is disabled by floating WDI or by connecting WDI to a high-impedance three-state buffer. The internal watchdog timer clears when: RESET is asserted; WDI is three-stated; or WDI sees a rising or falling edge.
—	—	6	_	—	—	NC	Not connected.
7	1	7	1	_	_	RESET	Active-LOW reset output. Pulses LOW for 200ms when triggered, and stays low whenever V_{CC} is below the reset threshold (IMP705: 4.65V, IMP705J: 4.00V, IMP706: 4.40V). RESET remains LOW for 200ms after V_{CC} rises above the RESET threshold or MR goes from LOW to HIGH. A watchdog timeout will not trigger RESET unless WDO is connected to MR.
8	2	_	_	8	2	WDO	Watchdog output. WDO pulls LOW when the 1.6 sec internal watchdog timer times-out and does not go HIGH until the watchdog is cleared. In addition, when V_{CC} is below the reset threshold, WDO remains low. Unlike RESET, WDO does not have a minimum pulse width and as soon as V_{CC} exceeds the reset threshold, WDO goes HIGH with no delay.
	_	8	2	7	1	RESET	Active-HIGH reset output. RESET is the inverse of RESET. The IMP813L has only a RESET output.

Feature Summary

	IMP705	IMP706	IMP707	IMP708	IMP813L
Power-fail detector					
Brownout detection					
Manual RESET input					
Power-up/down RESET					
Watchdog timer					
Active-HIGH RESET output					
Active-LOW RESET output					
RESET threshold	4.65V/4.00V	4.40V	4.65V	4.40V	4.65V





Detail Descriptions

RESET/RESET Operation

The RESET/RESET signals are designed to start a $\mu P/\mu C$ in a known state or return the system to a known state.

The IMP707/708 have two RESET outputs, one active-HIGH RESET and one active-LOW RESET output. The IMP813L has only an active-HIGH output. RESET is simply the complement of $\overrightarrow{\text{RESET}}$.

RESET is guaranteed to be LOW with V_{CC} above 1.2V. During a power-up sequence, RESET remains low until the supply rises above the threshold level, either 4.65V, 4.40V or 4.00V. RESET goes high approximately 200ms after crossing the threshold.

During power-down, $\overrightarrow{\text{RESET}}$ goes LOW as V_{CC} falls below the threshold level and is guaranteed to be under 0.4V with V_{CC} above 1.2V.

In a brownout situation where V_{CC} falls below the threshold level, $\overline{\text{RESET}}$ pulses low. If a brownout occurs during an already-initiated reset, the pulse will continue for a minimum of 140ms.

Auxiliary Comparator

All devices have an auxiliary comparator with 1.25V trip point and uncommitted output (PFO) and noninverting input (PFI). This comparator can be used as a supply voltage monitor with an external resistor voltage divider. The attenuated voltage at PFI should be set just below the 1.25 threshold. As the supply level falls, PFI is reduced causing the PFO output to transit LOW. Normally PFO interrupts the processor so the system can be shut down in a controlled manner.

Manual Reset (MR)

The active-LOW manual reset input is pulled high by a 250μ A pull-up current and can be driven low by CMOS/TTL logic or a mechanical switch to ground. An external debounce circuit is unnecessary since the 140ms minimum reset time will debounce mechanical pushbutton switches.

By connecting the watchdog output (\overline{WDO}) and \overline{MR} , a watchdog timeout forces \overline{RESET} to be generated. The IMP813L should be used when an active-HIGH RESET is required.

Watchdog Timer

The watchdog timer available on the IMP705/706/813L monitors $\mu P/\mu C$ activity. If activity is not detected within 1.6 seconds, the internal timer puts the watchdog output, \overline{WDO} , into a LOW state. \overline{WDO} will remain LOW until activity is detected at WDI.

The watchdog function is disabled, meaning it is cleared and not counting, if WDI is floated or connected to a three-stated circuit. The watchdog timer is also disabled if RESET is asserted. When RESET becomes inactive and the WDI input sees a high or low transition as short as 50ns, the watchdog timer will begin a 1.6 second countdown. Additional transitions at WDI will reset the watchdog timer and initiate a new countdown sequence.

 $\overline{\text{WDO}}$ will also become LOW and remain so, whenever the supply voltage, V_{CC}, falls below the device threshold level. $\overline{\text{WDO}}$ goes HIGH as soon as V_{CC} transitions above the threshold. There is no minimum pulse width for $\overline{\text{WDO}}$ as there is for the RESET outputs. If WDI is floated, $\overline{\text{WDO}}$ essentially acts as a low-power output indicator.




Figure 1. WDI Three-state operation





Ensuring That RESET is Valid Down to $V_{CC} = 0V$

When V_{CC} falls below 1.1V, the IMP705-708 RESET output no longer pulls down; it becomes indeterminate. To avoid the possibility that stray charges build up and force RESET to the wrong state, a pull-down resistor should be connected to the RESET pin, thus draining such charges to ground and holding RESET low. The resistor value is not critical. A 100k Ω resistor will pull RESET to ground without loading it.




Figure 3. Ensuring That RESET is Valid Down to $V_{CC} = 0V$

Bi-directional Reset Pin Interfacing

The IMP705/6/7/8 can interface with $\mu P/\mu C$ bi-directional reset pins by connecting a 4.7k Ω resistor in series with the RESET output and the $\mu P/\mu C$ bi-directional RESET pin.





Figure 3. Bi-directional Reset Pin Interfacing





Monitoring Voltages Other Than V_{CC}

The IMP705-708 can monitor voltages other than V_{CC} using the Power Fail circuitry. If a resistive divider is connected from the voltage to be monitored to the Power Fail input, PFI, the PFO (output) will go LOW if the divider voltage goes below its 1.25V reference. Should hysteresis be desired, connect a resistor (equal to approximately 10 times the sum of the two resistors in the divider) between the PFI and PFO pins. A capacitor between PFI and GND will reduce circuit sensitivity to input high-frequency noise. If it is desired to assert a RESET in addition to the PFO flag, this may be achieved by connecting the PFO output to MR.




Figure 4. Monitoring Voltages Other Than V_{CC}

Monitoring a Negative Voltage

The Power-Fail circuitry can also monitor a negative supply rail. When the negative rail is OK, PFO will be LOW, and when the negative rail is failing (not negative enough), PFO goes HIGH (the opposite of when positive voltages are monitored). To trigger a reset, these outputs need to be inverted: adding the resistors and transistor as shown achieves this. The RESET output will then have the same sense as for positive voltages: good = HIGH, bad = LOW. It should be noted that this circuit's accuracy depends on the V_{CC} line, the PFI threshold tolerance, and the resistors.





Figure 5. Monitoring a Negative Voltage




IMP705/6/7/8, 813L

Package Dimensions


Plastic DIP (8-Pin)*



MicroSO (8-Pin)**



SO (8-Pin)***



	Inc	ehes	Millim	ieters
	Min	Max	Min	Max
		Plastic D	IP (8-Pin)	
А		0.210		5.33
A1	0.015		0.38	
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.36	0.56
b2	0.045	0.070	1.14	1.78
b3	0.030	0.045	0.80	1.14
D	0.355	0.400	9.02	10.16
D1	0.005		0.13	
E	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
е	0.100		2.	54
eA	0.300		7.0	62
eВ		0.430		10.92
eC		0.060		
L	0.115	0.150	2.92	3.81
		MicroS() (8-Pin)	
A		0.0433		1.10
A1	0.0020	0.0059	0.050	0.15
A2	0.0295	0.0374	0.75	0.95
b	0.0098	0.0157	0.25	0.40
С	0.0051	0.0091	0.13	0.23
D	0.1142	0.1220	2.90	3.10
е	0.025	6 BSC	0.65	BSC
E	0.193	3 BSC	4.90	BSC
E1	0.1142	0.1220	2.90	3.10
L	0.0157	0.0276	0.40	0.70
а	0°	6°	0°	6°
		SO (8	3-Pin)	
Α	0.053	0.069	1.35	1.75
A1	0.004	0.010	0.10	0.25
В	0.013	0.020	0.33	0.51
С	0.007	0.010	0.19	0.25
е	0.	050	1.:	27
E	0.150	0.157	3.80	4.00
Н	0.228	0.244	5.80	6.20
L	0.016	0.050	0.40	1.27
D	0.189	0.197	4.80	5.00

* JEDEC Drawing MS-001BA ** JEDEC Drawing MO-187AA *** JEDEC Drawing MS-012AA



IMP809, IMP810

POWER MANAGEMENT

3-Pin Microcontroller Power Supply Supervisor

The IMP809/IMP810 are 3.0V, 3.3V and 5.0V power supply supervisor circuits optimized for low-power microprocessor (μ P), microcontroller (μ C) and digital systems. The IMP809/810 are improved drop-in replacements for the Maxim MAX809/810 and feature 60% lower supply current.


A reset signal is issued if the power supply voltage drops below a preset reset threshold and is asserted for at least 140ms after the supply has risen above the reset threshold. The IMP809 has an active-low $\overline{\text{RESET}}$ output that is guaranteed to be in the correct state for V_{CC} down to 1.1V. The IMP810 has an active-high RESET output. The reset comparator is designed to ignore fast transients on V_{CC}.

Low supply current makes the IMP809/IMP810 ideal for use in portable and battery operated equipment. The IMP809/IMP810 are available in a compact 3-pin SOT23 package.

Six voltage thresholds are available to support 3V to 5V systems:

Reset Threshold					
Suffix	Voltage (V)				
L	4.63				
М	4.38				
J	4.00				
Т	3.08				
S	2.93				
R	2.63				

Block Diagrams




Key Features

- Improved Maxim MAX809/MAX810 replacement
 Lower supply current...6μA
 - 80% lower maximum supply current
- Monitor 5V, 3.3V and 3V supplies
- 140ms min. reset pulse width
- Active-low reset valid with 1.1V supply (IMP809)
- Small 3-pin SOT-23 package
- No external components
- ◆ Specified over full temperature range
 − -40°C to 105°C

Applications


- Embedded controllers
- Battery operated systems
- Intelligent instruments
- Wireless communication systems
- PDAs and handheld equipment





Pin Configuration





Ordering Information

Part Number ¹	Reset Threshold (V)	Temperature Range	Pin-Package	Package Marking ² (XX Lot Code)
IMP809 Active LOW Re	set			
IMP809LEUR-T	4.63	-40°C to +105°C	3-SOT23	AAXX
IMP809MEUR-T	4.38	-40°C to +105°C	3-SOT23	ABXX
IMP809JEUR-T	4.00	-40°C to +105°C	3-SOT23	CWXX
IMP809TEUR-T	3.08	-40°C to +105°C	3-SOT23	ACXX
IMP809SEUR-T	2.93	-40°C to +105°C	3-SOT23	ADXX
IMP809REUR-T	2.63	-40°C to +105°C	3-SOT23	AFXX
IMP810 Active HIGH Re	eset			
IMP810LEUR-T	4.63	-40°C to +105°C	3-SOT23	AGXX
IMP810MEUR-T	4.38	-40°C to +105°C	3-SOT23	AHXX
IMP810JEUR-T	4.00	-40°C to +105°C	3-SOT23	AIXX
IMP810TEUR-T	3.08	-40°C to +105°C	3-SOT23	AJXX
IMP810SEUR-T	2.93	-40°C to +105°C	3-SOT23	AKXX
IMP810REUR-T	2.63	-40°C to +105°C	3-SOT23	ALXX

Notes: 1. *Tape and Reel packaging is indicated by the -T designation.*

2. Devices may also be marked with full part number: 809L, 810M etc. XX refers to lot.

Related Products

	IMP809	IMP810	IMP811	IMP812
Max. Supply Current	15µA	15µA	15µA	15µA
Package Pins	3	3	4	4
Manual RESET input				
Package Type	SOT-23	SOT-23	SOT-143	SOT-143
Active-HIGH RESET output				
Active-LOW RESET output				



Absolute Maximum Ratings

Pin Terminal Voltage with Respect to Ground

V_{CC} 0.3V to 6.0V
RESET, $\overline{\text{RESET}}$ 0.3V to (V _{CC} + 0.3V)
Input Current at V _{CC} 20mA
Output Current: RESET, RESET
Rate of Rise at V_{CC}

These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for prolonged time periods may affect device reliability

Power Dissipation ($T_A = 70^{\circ}C$)	320mW
(Derate 4mW/°C above 70°C)	
Operating Temperature Range	$\dots -40^{\circ}$ C to 105° C
Storage Temperature Range	$\dots -65^{\circ}$ C to 160° C
Lead Temperature (soldering, 10 sec) .	300°C

Electrical Characteristics

Unless otherwise noted V_{CC} is over the full voltage range, $T_A = -40^{\circ}$ C to 105°C. Typical values at $T_A = 25^{\circ}$ C, $V_{CC} = 5$ V for L/M/J devices, $V_{CC} = 3.3$ V for T/S devices and $V_{CC} = 3$ V for R devices.

Parameter	Symbol	Conditions		Min	Тур	Max	Units
Input Voltage (V _{CC}) Range	V _{CC}	$T_A = 0^{\circ}C \text{ to } 70^{\circ}C$ $T_A = -40^{\circ}C \text{ to } 105^{\circ}C$		1.1 1.2		5.5 5.5	V
Supply Current	I _{CC}	$\begin{array}{l} T_A = -40^\circ C \mbox{ to } 85^\circ C \\ T_A = -40^\circ C \mbox{ to } 85^\circ C \\ T_A = 85^\circ C \mbox{ to } 105^\circ C \\ T_A = 85^\circ C \mbox{ to } 105^\circ C \end{array}$	$\begin{array}{l} V_{CC} < 5.5V, \ L/M/J \\ V_{CC} < 3.6V, \ R/S/T \\ V_{CC} < 5.5V, \ L/M/J \\ V_{CC} < 3.6V, \ R/S/T \end{array}$		9 6	15 10 25 20	μA
Reset Threshold	V _{TH}	L devices	$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } 85^{\circ}C$ $T_A = 85^{\circ}C \text{ to } 105^{\circ}C$	4.56 4.50 4.40	4.63	4.70 4.75 4.86	V
		M devices	$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } 85^{\circ}C$ $T_A = 85^{\circ}C \text{ to } 105^{\circ}C$	4.31 4.25 4.16	4.38	4.45 4.50 4.56	
		J devices	$ \begin{array}{l} T_A = 25^\circ C \\ T_A = -40^\circ C \text{ to } 85^\circ C \\ T_A = 85^\circ C \text{ to } 105^\circ C \end{array} $	3.93 3.89 3.80	4.00	4.06 4.10 4.20	
		T devices	$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } 85^{\circ}C$ $T_A = 85^{\circ}C \text{ to } 105^{\circ}C$	3.04 3.00 2.92	3.08	3.11 3.15 3.23	
		S devices	$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } 85^{\circ}C$ $T_A = 85^{\circ}C \text{ to } 105^{\circ}C$	2.89 2.85 2.78	2.93	2.96 3.00 3.08	
		R devices	$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } 85^{\circ}C$ $T_A = 85^{\circ}C \text{ to } 105^{\circ}C$	2.59 2.55 2.50	2.63	2.66 2.70 2.76	
Reset Threshold Stability			•		30		ppm/°C
V _{CC} to Reset Delay		$V_{CC} = V_{TH}$ to V_{TH} - 100	0mV		20		μs
Reset Active Timeout Period		$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$ $T_A = 85^{\circ}C \text{ to } 105^{\circ}C$		140 100	240	560 840	ms
Low RESET Output Voltage (IMP809)	V _{OL}	V _{CC} = V _{TH} min., I _{SINK} =	= 1.2mA, IMP809R/S/T			0.3	V
		V _{CC} = V _{TH} min., I _{SINK} =	= 3.2mA, IMP809L/M/J			0.4	
		$V_{CC} > 1.1V$, $I_{SINK} = 50$	AL			0.3	
High RESET Output Voltage (IMP809)	V _{OH}	$V_{CC} > V_{TH}$ max., $I_{SOURCE} = 500\mu$ A, IMP809R/S/T $V_{CC} > V_{TH}$ max., $I_{SOURCE} = 800\mu$ A, IMP809L/M/J		0.8V _{CC} V _{CC} -1.5			V
Low RESET Output Voltage (IMP810)	V _{OL}		$_{\rm CE} = 800\mu$ A, IMP 809L/M/J = 1.2mA, IMP 810R/S/T	VCC-1.5		0.3	V
	VOL		= 3.2mA, IMP810H/3/1 = 3.2mA, IMP810L/M/J	-		0.3	v
High RESET Output Voltage (IMP810)	V _{OH}	$1.8V < V_{CC} < V_{TH} min.$		0.8V _{CC}			V

Notes: 1. Production testing done at $T_A = 25$ °C. Over-temperature specifications guaranteed by design only. 2. RESET output is active LOW for the IMP809 and RESET output is active HIGH for the IMP810



Pin Descriptions

Pin Number	Name	Function
1	GND	Ground
2 (IMP809)	RESET	RESET is asserted LOW if V_{CC} falls below the reset threshold and remains LOW for the 240ms typical reset timeout period (140ms minimum) after V_{CC} exceeds the threshold.
2 (IMP810)	RESET	RESET is asserted HIGH if V_{CC} falls below the reset threshold and remains HIGH for the 240ms typical reset timeout period (140ms minimum) after V_{CC} exceeds the threshold.
3	V _{CC}	Power supply input voltage (3.0V, 3.3V, 5.0V)

Detailed Descriptions

Reset Timing

The reset signal is asserted–LOW for the IMP809 and HIGH for the IMP810–when the V_{CC} signal falls below the threshold trip voltage and remains asserted for 140ms minimum after the V_{CC} has risen above the threshold.




Figure 1. Reset Timing Diagram



Negative V_{CC} Transients

The IMP809/810 protect μ Ps from brownouts and low V_{CC}. Short duration transients of 100mV amplitude and 20 μ s or less duration typically do not cause a false RESET.

Valid Reset with V_{CC} under 1.1V

To ensure logic inputs connected to the IMP809 $\overline{\text{RESET}}$ pin are in a known state when V_{CC} is under 1.1V, a 100k Ω pull-down




Figure 2. RESET Valid with V_{CC} Under 1.1V

Bi-directional Reset Pin Interfacing

The IMP809/810 can interface with $\mu P/\mu C$ bi-directional reset pins by connecting a 4.7k Ω resistor in series with the IMP809/810 reset output and the $\mu P/\mu C$ bi-directional reset pin.

resistor at $\overline{\text{RESET}}$ is needed. The value is not critical. A pull-up resistor to V_{CC} is needed with the IMP810.




Figure 3. RESET Valid with V_{CC} Under 1.1V






Figure 4. Bi-directional Reset Pin Interfacing





Package Dimensions

Plastic SOT-23 (3-Pin)



Inches			Millim	eters			
	Min	Min Max		Max Min		Max	
	Plastic SOT-23 (3-Pin)						
A	0.031	0.050	0.80	1.27			
A1	0.004	0.010	0.10	0.25			
В	0.015	0.020	0.37	0.51			
С	0.003	0.007	0.085	0.18			
D	0.110	0.120	2.80	3.04			
E	0.047	0.055	1.20	1.40			
е	0.035	0.040	0.89	1.03			
e1	0.070	0.080	1.78	2.05			
Н	0.083	0.1039	2.10	2.64			
L	0.027	REF	0.069	REF			
S	0.018	0.024	0.45	0.60			

SOT-23 (3-Pin).eps



IMP811, IMP812

POWER MANAGEMENT

4-Pin µP Voltage Supervisor with Manual Reset

The IMP811/IMP812 are low-power supervisors designed to monitor voltage levels of 3.0V, 3.3V and 5.0V power supplies in low-power microprocessor (μ P), microcontroller (μ C) and digital systems. Each features a debounced manual reset input. The IMP811/812 are improved drop-in replacements for the Maxim MAX811/812 with extended temperature specifications to 105°C.


A reset signal is issued if the power supply voltage drops below a preset threshold and is asserted for at least 140ms after the supply has risen above the reset threshold. The IMP811 has an active-low output $\overline{\text{RESET}}$ that is guaranteed to be in the correct state for V_{CC} down to 1.1V. The IMP812 has an active-high output RESET. The reset comparator is designed to ignore fast transients on V_{CC} .

Low power consumption makes the IMP811/IMP812 ideal for use in portable and battery-operated equipment. Available in a compact 4-pin SOT143 package, the devices use minimal board space.

Six voltage thresholds are available to support 3V to 5V systems:

Reset Threshold					
Suffix	Voltage (V)				
L	4.63				
М	4.38				
J	4.00				
Т	3.08				
S	2.93				
R	2.63				

Block Diagrams



Key Features

- Improved Maxim MAX811/MAX812 replacement

 Specified to 105°C
 - New 4.0V threshold option
- ♦ 6µA supply current
- Monitor 5V, 3.3V and 3V supplies
- Manual reset input
- ◆ 140ms min. reset pulse width
- Guaranteed over temperature
- Active-LOW reset valid with 1.1V supply (IMP811)
- Small 4-pin SOT-143 package
- No external components
- Power-supply transient-immune design

Applications


- Computers and controllers
- Embedded controllers
- Battery operated systems
- Intelligent instruments
- Wireless communication systems
- PDAs and handheld equipment





Pin Configuration

SOT143



Ordering Information

Part Number ¹	Reset Threshold (V)	Temperature Range	Pin-Package	Package Marking ² (XX Lot Code)
IMP811 Active LOW F	Reset with Active LOW Man	ual Reset		
IMP811LEUS-T	4.63	-40°C to +105°C	4-SOT143	AMXX
IMP811MEUS-T	4.38	-40°C to +105°C	4-SOT143	ANXX
IMP811JEUS-T	4.00	-40°C to +105°C	4-SOT143	AOXX
IMP811TEUS-T	3.08	-40°C to +105°C	4-SOT143	APXX
IMP811SEUS-T	2.93	-40°C to +105°C	4-SOT143	AQXX
IMP811REUS-T	2.63	-40°C to +105°C	4-SOT143	ARXX
IMP812 Active HIGH	Reset with Active LOW Mar	nual Reset		
IMP812LEUS-T	4.63	-40°C to +105°C	4-SOT143	ASXX
IMP812MEUS-T	4.38	-40°C to +105°C	4-SOT143	ATXX
IMP812JEUS-T	4.00	-40°C to +105°C	4-SOT143	AUXX
IMP812TEUS-T	3.08	-40°C to +105°C	4-SOT143	AVXX
IMP812SEUS-T	2.93	-40°C to +105°C	4-SOT143	AWXX
IMP812REUS-T	2.63	-40°C to +105°C	4-SOT143	AXXX

Notes: 1. Tape and Reel packaging is indicated by the -T designation.
2. Devices may also be marked with full part number: 811L, 812M etc. XX refers to lot.

Absolute Maximum Ratings

Pin Terminal Voltage with Respect to Ground V_{CC} -0.3V to 6.0V

v _{CC}	-0.5 10 0.0 v
RESET, $\overline{\text{RESET}}$ and $\overline{\text{MR}}$	-0.3V to (V _{CC} + 0.3V)
Input Current at V_{CC} and \overline{MR}	20mA
Output Current: RESET or RESET	20mA
Rate of Rise at V _{CC}	100V/µs

These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for prolonged time periods may affect device reliability

Power Dissipation ($T_A = 70^{\circ}C$)	320mW
(Derate SOT-143 4mW/°C above 70°C)	
Operating Temperature Range	-40°C to 105°C
Storage Temperature Range	-65°C to 160°C
Lead Temperature (soldering, 10 sec)	300°C



Electrical Characteristics

Unless otherwise noted V_{CC} is over the full voltage range, $T_A = -40^{\circ}$ C to 105°C.

Typical values at $T_A = 25^{\circ}$ C, $V_{CC} = 5$ V for L/M/J devices, $V_{CC} = 3.3$ V for T/S devices and $V_{CC} = 3$ V for R devices.

Parameter	Symbol	Conditions		Min	Тур	Max	Units
Input Voltage (V _{CC}) Range	V _{CC}	$ \begin{array}{l} T_A = 0^\circ C \text{ to } 70^\circ C \\ T_A = -40^\circ C \text{ to } 105^\circ C \end{array} $		1.1 1.2		5.5 5.5	V
Supply Current (Unloaded)	I _{CC}	$ \begin{array}{l} T_{A} = -40^{\circ} C \ to \ 85^{\circ} C \\ T_{A} = -40^{\circ} C \ to \ 85^{\circ} C \\ T_{A} = 85^{\circ} C \ to \ 105^{\circ} C \\ T_{A} = 85^{\circ} C \ to \ 105^{\circ} C \end{array} $	$\label{eq:V_CC} \begin{array}{l} V_{CC} < 5.5V, \ L/M/J \\ V_{CC} < 3.6V, \ R/S/T \\ V_{CC} < 5.5V, \ L/M/J \\ V_{CC} < 3.6V, \ R/S/T \end{array}$		6 5	15 10 25 20	μA
Reset Threshold	V _{TH}	L devices	$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } 85^{\circ}C$ $T_A = 85^{\circ}C \text{ to } 105^{\circ}C$	4.56 4.50 4.40	4.63	4.70 4.75 4.86	V
		M devices	$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } 85^{\circ}C$ $T_A = 85^{\circ}C \text{ to } 105^{\circ}C$	4.31 4.25 4.16	4.38	4.45 4.50 4.56	
		J devices	$ \begin{array}{l} T_A = 25^\circ C \\ T_A = -40^\circ C \text{ to } 85^\circ C \\ T_A = 85^\circ C \text{ to } 105^\circ C \end{array} $	3.93 3.89 3.80	4.00	4.06 4.10 4.20	
		T devices	$ \begin{array}{l} T_{A} = 25^{\circ}C \\ T_{A} = -40^{\circ}C \text{ to } 85^{\circ}C \\ T_{A} = 85^{\circ}C \text{ to } 105^{\circ}C \end{array} \end{array} $	3.04 3.00 2.92	3.08	3.11 3.15 3.23	
		S devices	$ \begin{array}{l} T_A = 25^\circ C \\ T_A = -40^\circ C \text{ to } 85^\circ C \\ T_A = 85^\circ C \text{ to } 105^\circ C \end{array} $	2.89 2.85 2.78	2.93	2.96 3.00 3.08	
		R devices	$T_A = 25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } 85^{\circ}C$ $T_A = 85^{\circ}C \text{ to } 105^{\circ}C$	2.59 2.55 2.50	2.63	2.66 2.70 2.76	
Reset Threshold Temp. Coefficient	TC _{VTH}				30		ppm/°C
V _{CC} to Reset Delay		$V_{CC} = V_{TH}$ to (V_{TH} - 12	5mV), L/M/J devices		40		μs
		$V_{CC} = V_{TH}$ to $(V_{TH} - 12)$	5mV), R/S/T devices		20		
Reset Active Timeout Period		$T_A = 0^{\circ}C$ to $70^{\circ}C$		140		560	ms
		$T_A = -40^{\circ}C$ to $105^{\circ}C$		100		840	
MR Minimum Pulse Width	t _{MR}			10			μs
MR Glitch Immunity		Note 3			100		ns
MR to RESET Propagation Delay	t _{MD}	Note 2			0.5		μs
MR Input Threshold	VIH	$V_{CC} > V_{TH (MAX)}, IMP8^{-1}$	11/812L/M/J	2.3		0.0	V
	VIL	$V_{CC} > V_{TH (MAX)}, IMP8^{-1}$	11/010D/0/T	0.71/		0.8	
	V _{IH}	$v_{\rm CC} > v_{\rm TH (MAX)}$, IVIPO	11/012R/3/1	$0.7V_{CC}$		0.25V _{CC}	
MR Pull-up Resistance	VIL			10	20	0.23V _{CC} 30	kΩ
Low RESET Output Voltage (IMP811)	V _{OL}	V _{CC} = V _{TH} min., I _{SINK} =	1 2mA IMP811R/S/T	10	20	0.3	V
	VOL	$V_{CC} = V_{TH} \text{ min., } I_{SINK} =$				0.3	v
		$V_{CC} > 1.1V$, $I_{SINK} = 50\mu$				0.3	
High RESET Output Voltage (IMP811)	V _{OH}	V _{CC} > V _{TH} max., I _{SOUR}	$_{CE} = 500 \mu A$, IMP811R/S/T	0.8V _{CC}			V
	M		$CE = 800\mu$ A, IMP811L/M/J	V _{CC} -1.5		0.0	
Low RESET Output Voltage (IMP812)	V _{OL}		= 1.2mA, IMP812R/S/T = 3.2mA, IMP812L/M/J			0.3 0.4	V
High RESET Output Voltage (IMP812)	V _{OH}	$1.8V < V_{CC} < V_{TH}$ min.	, I _{SOURCE} = 150μΑ	0.8V _{CC}			V

Notes: 1. Production testing done at $T_A = 25^{\circ}$ C. Over temperature specifications guaranteed by design only using six sigma design limits. 2. \overrightarrow{RESET} output is active LOW for the IMP811 and RESET output is active HIGH for the IMP812. 3. Glitches of 100ns or less typically will not generate a reset pulse.



Pin Descriptions

Pin Number	Name	Function
1	GND	Ground
2 (IMP811)	RESET	RESET is asserted LOW if V_{CC} falls below the reset threshold and remains LOW for the 140ms minimum after the reset conditions are removed. In addition, RESET is active LOW as long as the manual reset is low.
2 (IMP812)	RESET	RESET is asserted HIGH if V_{CC} falls below the reset threshold and remains HIGH for the 140ms minimum after the reset conditions are removed. In addition, RESET is active HIGH as long as the manual reset is low.
3	MR	Manual Reset Input. A logic LOW on $\overline{\text{MR}}$ asserts RESET. RESET remains active as long as $\overline{\text{MR}}$ is LOW and for 180ms after $\overline{\text{MR}}$ returns HIGH. The active low input has an internal 20k Ω pull-up resistor. The input should be left open if not used. It can be driven by TTL or CMOS logic or shorted to ground by a switch
4	V _{CC}	Power supply input voltage (3.0V, 3.3V, 5.0V)

Related Products

	IMP809	IMP810	IMP811	IMP812
Max. Supply Current	15µA	15µA	15µA	15µA
Package Pins	3	3	4	4
Manual RESET input				
Package Type	SOT-23	SOT-23	SOT-143	SOT-143
Active-HIGH RESET output				
Active-LOW RESET output				





Detailed Description

Reset Timing and Manual Reset (MR)

The reset signal is asserted–LOW for the IMP811 and HIGH for the IMP812 – when the V_{CC} signal falls below the threshold trip voltage and remains asserted for 140ms minimum after the V_{CC} has risen above the threshold.

A logic low on $\overline{\text{MR}}$ asserts $\overline{\text{RESET}}$ LOW on the IMP811 and HIGH on the IMP812. $\overline{\text{MR}}$ is internally pulled high through a 20k Ω resistor and can be driven by TTL/CMOS gates or with open collector/drain outputs. $\overline{\text{MR}}$ can be left open if not used.

 $\overline{\text{MR}}$ may be connected to a normally-open switch connected to ground without an external debounce circuit.

For added noise rejection, a $0.1\mu F$ capacitor from \overline{MR} to Ground can be added.




Figure 1. Reset Timing and Manual Reset (MR)



RESET Output Operation

In $\mu P/\mu C$ systems it is important to have the processor begin operation from a known state or be able to return the system to a known state. A RESET output to a processor is provided to prevent improper operation during power supply sequencing or low voltage – brownout – conditions.

The IMP811/812 are designed to monitor the system power supply voltages and issue a RESET signal when levels are out of range. RESET outputs are guaranteed to be active for V_{CC} above 1.1V. When V_{CC} exceeds the reset threshold, an internal timer keeps RESET active for the reset timeout period, after which RESET becomes inactive (HIGH for the IMP811 and LOW for the IMP812).

If V_{CC} drops below the reset threshold, RESET automatically becomes active. Alternatively, external circuitry or a human operator can initiate this condition using the Manual Reset (\overline{MR}) pin. There is an internal pullup on \overline{MR} so it can be left open if it is not used. \overline{MR} can be driven by TTL/CMOS logic or even an external switch, since it is already debounced. If the switch is at the end of a long cable, it might require a bypass (100nF) at the pin if noise pickup is a problem.

Six voltage thresholds are available to support 3V and 5V systems:

Reset Threshold					
Suffix	Voltage (V)				
L	4.63				
Μ	4.38				
J	4.00				
Т	3.08				
S	2.93				
R	2.63				

Valid Reset with V_{CC} under 1.1V

To ensure that logic inputs connected to the IMP811 $\overline{\text{RESET}}$ pin are in a known state when V_{CC} is under 1.1V, a 100k Ω pull-down resistor at $\overline{\text{RESET}}$ is needed. The value is not critical.

A similar pull-up resistor to V_{CC} is needed with the IMP812.




Figure 2. RESET Valid with V_{CC} Under 1.1V

Negative V_{CC} Transients

Typically short duration transients of 100mV amplitude and 20 μ s duration do not cause a false RESET. A 0.1 μ F capacitor at V_{CC} increases transient immunity.




Figure 3. RESET Valid with V_{CC} Under 1.1V

IMP811, IMP812



Bi-directional Reset Pin Interfacing

The IMP811/812 can interface with $\mu P/\mu C$ bi-directional reset pins by connecting a 4.7k Ω resistor in series with the IMP809/810 reset output and the $\mu P/\mu C$ bi-directional reset pin.





Figure 4. Bi-directional Reset Pin Interface

Package Dimensions

Millimeters

Plastic SOT-143 (4-Pin)



Min Max Min Max Plastic SOT-143 (4-Pin) 0.047 0.787 А 0.031 1.194 0.001 0.005 0.025 0.127 A1 В 0.014 0.022 0.356 0.559 B1 0.030 0.038 0.762 0.965 0.0034 0.006 0.086 0.152 С D 3.048 0.105 0.120 2.667 0.047 Е 0.055 1.194 1.397 е 0.070 0.080 1.778 2.032 0.071 0.079 2.007 e1 1.803 Н 2.083 0.082 0.098 2.489 0.004 0.012 0.102 0.305 L

Inches

SOT-143 (4-Pin).eps



IMP809, IMP810, IMP811, and IMP812L Maxim, and Analog Devices Part Numbers

The IMP809/810/811/812 supervisor family monitors the power supply of a microprocessor or microcontroller. When the monitored power supply voltage drops below the reset threshold, the

supervisor chip generates a RESET signal for the system. The RESET signal is maintained active for a minimum time after the supply goes back above the reset threshold voltage.

Part Type	IMP Part Number	Maxim Part Number	Analog Device Part Number	Package Type	Reset Voltage (V)	Reset Output
	IMP809LEUR	MAX809LEUR	ADM809LAR		4.63 (L)	
809	IMP809MEUR	MAX809MEUR	ADM809MAR	3-pin	4.38 (M)	
	IMP809JEUR	MAX809JEUR	ADM809JAR		4 00 (J)	Active
	IMP809TEUR	MAX809TEUR	ADM809TAR	SOT23	3.08 (T)	LOW
	IMP809SEUR	MAX809SEUR	ADM809SAR	-	2.93 (S)	
	IMP809REUR	MAX809REUR	ADM809RAR	-	2.63 (R)	
	IMP810LEUR	MAX810LEUR	ADM810LAR		4.63 (L)	
	IMP810MEUR	MAX810MEUR	ADM810MAR	3-pin SOT23	4.38 (M)	Active HIGH
010	IMP810JEUR	No equivalent	ADM810JAR		4.00 (J)	
810	IMP810TEUR	MAX810TEUR	ADM810TAR		3.08 (T)	
	IMP810SEUR	MAX810SEUR	ADM810SAR		2.93 (S)	
	IMP810REUR	MAX810REUR	ADM810RAR		2.63 (R)	
	IMP811LEUS	MAX811LEUS	ADM811LAR		4.63 (L)	Active LOW
	IMP811MEUS	MAX811MEUS	ADM811MAR		4.38 (M)	
811	IMP811JEUS	No equivalent	ADM811JAR	4-pin	4.00 (J)	
011	IMP811TEUS	MAX811TEUS	ADM811TAR	SOT143	3.08 (T)	
	IMP811SEUS	MAX811SEUS	ADM811SAR		2.93 (S)	
	IMP811REUS	MAX811REUS	ADM811RAR		2.63 (R)	
	IMP812LEUS	MAX812LEUS	ADM812LAR		4.63 (L)	
812	IMP812MEUS	MAX812MEUS	ADM812MAR		4.38 (M)	
	IMP812JEUS	No equivalent	ADM812JAR	4-pin	4.00 (J)	
012	IMP812TEUS	MAX812TEUS	ADM812TAR	SOT143	3.08 (T)	Active HIGH
	IMP812SEUS	MAX812SEUS	ADM812SAR]	2.93 (S)	
	IMP812REUS	MAX812REUS	ADM812RAR		2.63 (R)	

µPSuperXRef01

IMP705, IMP706, IMP707, IMP708 and IMP813L Maxim, Analog Devices and Sipex Part Numbers

Part Type	IMP Part Number	Maxim Part Number	Analog Device Part Number	Sipex Part Number	Package Type	Threshold Voltage
	IMP705CPA	MAX705CPA	ADM705AN	SP705CP	8 pin, DIP	4.65V
-	IMP705CSA	MAX705CSA	ADM705AR	SP705CN	8 pin, SO	4.65V
705	IMP705CUA	MAX705CUA		SP705CU	8 pin, MicroSO	4.65V
-	IMP705EPA	MAX705EPA	ADM705AN	SP705EP	8 pin, DIP	4.65V
	IMP705ESA	MAX705ESA	ADM705AR	SP705EN	8 pin, SO	4.65V
	IMP706CPA	MAX706CPA	ADM706AN	SP706CP	8 pin, DIP	4.40V
-	IMP706CSA	MAX706CSA	ADM706AR	SP706CN	8 pin, SO	4.40V
706	IMP706CUA	MAX706CUA		SP706CU	8 pin, MicroSO	4.40V
	IMP706EPA	MAX706EPA	ADM706AN	SP706EP	8 pin, DIP	4.40V
-	IMP706ESA	MAX706ESA	ADM706AR	SP706EN	8 pin, SO	4.40V
	IMP707CPA	MAX707CPA	ADM707AN	SP707CP	8 pin, DIP	4.65V
	IMP707CSA	MAX707CSA	ADM707AR	SP707CN	8 pin, SO	4.65V
707	IMP707CUA	MAX707CUA	ADM707ARM	SP707CU	8 pin, MicroSO	4.65V
	IMP707EPA	MAX707EPA	ADM707AN	SP707EP	8 pin, DIP	4.65V
	IMP707ESA	MAX707ESA	ADM707AR	SP707EN	8 pin, SO	4.65V
	IMP708CPA	MAX708CPA	ADM708AN	SP708CP	8 pin, DIP	4.40V
	IMP708CSA	MAX708CSA	ADM708AR	SP708CN	8 pin, SO	4.40V
708	IMP708CUA	MAX708CUA	ADM708ARM	SP708CU	8 pin, MicroSO	4.40V
	IMP708EPA	MAX708EPA	ADM708AN	SP708EP	8 pin, DIP	4.40V
	IMP708ESA	MAX708ESA	ADM708AR	SP708EN	8 pin, SO	4.40V
	IMP813LCPA	MAX813LCPA		SP813LCP	8 pin, DIP	4.65V
	IMP813LCSA	MAX813LCSA		SP813LCN	8 pin, SO	4.65V
813L	IMP813LCUA	MAX813LCUA		SP813LCU	8 pin, MicroSO	4.65V
-	IMP813LEPA	MAX813LEPA		SP813LEP	8 pin, DIP	4.65V
	IMP813LESA	MAX813LESA		SP813LEN	8 pin, SO	4.65V

µPSuperXRef02

IMP690A, IMP692A, IMP812L, IMP812M, IMP805L Maxim, Analog Devices and Sipex Part Numbers

Part Type	IMP Part Number	Maxim Part Number	Analog Device Part Number	Sipex Part Number	Package Type	Threshold Voltage
	IMP690ACPA	MAX690ACPA	ADM690AAN	SP690ACP	8 pin, DIP	4.65V
COO A	IMP690ACSA	MAX690ACSA	ADM690AARN	SP690ACS	8 pin, SO	4.65V
690A	IMP690AEPA	MAX690AEPA	ADM690AAN	SP690AEP	8 pin, DIP	4.65V
-	IMP690AESA	MAX690AESA	ADM690AARN	SP690AES	8 pin, SO	4.65V
	IMP692ACPA	MAX692ACPA	ADM692AAN	SP692ACP	8 pin, DIP	4.40V
COO A	IMP692ACSA	MAX692ACSA	ADM692AARN	SP692ACS	8 pin, SO	4.40V
692A	IMP692AEPA	MAX692AEPA	ADM692AAN	SP692AEP	8 pin, DIP	4.40V
-	IMP692AESA	MAX692AESA	ADM692AARN	SP692AES	8 pin, SO	4.40V
	IMP802LCPA	MAX802LCPA	ADM802LAN		8 pin, DIP	4.65V
0001	IMP802LCSA	MAX802LCSA	ADM802LARN		8 pin, SO	4.65V
802L	IMP802LEPA	MAX802LEPA	ADM802LAN		8 pin, DIP	4.65V
	IMP802LESA	MAX802LESA	ADM802LARN		8 pin, SO	4.65V
	IMP802MCPA	MAX802MCPA	ADM802MAN		8 pin, DIP	4.40V
00014	IMP802MCSA	MAX802MCSA	ADM802MARN		8 pin, SO	4.40V
802M	IMP802MEPA	MAX802MEPA	ADM802MAN		8 pin, DIP	4.40V
	IMP802MESA	MAX802MESA	ADM802MARN		8 pin, SO	4.40V
	IMP805LCPA	MAX805LCPA	ADM805LAN		8 pin, DIP	4.40V
805L	IMP805LCSA	MAX805LCSA	ADM805LARN		8 pin, SO	4.40V
	IMP805LEPA	MAX805LEPA	ADM805LAN		8 pin, DIP	4.40V
-	IMP805LESA	MAX805LESA	ADM805LARN		8 pin, SO	4.40V

µPSuperXRef03





Low Power µP Supervisors


IMP offers pin compatible, lower-power versions of popular Dallas Semiconductor microprocessor supervisory circuits. For the latest information visit **www.impweb.com** or send specific requests to **info@impinc.com**.

Key Family Features

- Lower Power than Dallas Semiconductor Supervisors
 - 60% lower supply current
 - 15µA at 5.5V
 - 10µA at 3.6V
- Push-Pull and Open Drain Outputs
- Active LOW and Active HIGH Reset Options
- Compact TO-23 Surface Mount Package
- Two Reset Time Options: 150ms and 350ms
- Industrial Temperature Range







Family Selection Guide

Part	RESET Voltage (V)	RESET Time (ms)	Output Stage	RESET Polarity
IMP1810	4.620, 4.370, 4.120	150	Push-Pull	LOW
IMP1811	4.620, 4.370, 4.120	150	Open Drain	LOW
IMP1812	4.620, 4.350, 4.130	150	Push-Pull	HIGH
IMP1815	3.060, 2.880, 2.550	150	Push-Pull	LOW
IMP1816	3.060, 2.880, 2.550	150	Open Drain	LOW
IMP1817	3.060, 2.880, 2.550	150	Push-Pull	HIGH
IMP1223D	4.625, 4.375, 4.125	350	Open Drain	LOW
IMP1233M	4.625, 4.375, 2.720	350	Open Drain	LOW





IMP Electroluminescent Lamp Drivers


IMP electroluminescent lamp drivers incorporate four EL lamp driving functions on-chip. These are the boost switch-mode power supply, its high-frequency oscillator, the high-voltage H-bridge lamp driver and its low-frequency oscillator. Few external components are needed: one inductor, one diode, one capacitor and two resistors. The resistors allow independent adjustment of boost converter frequency and of EL lamp drive frequency. Adjustable lamp drive frequency allows control over lamp color and power dissipation. All devices can be disabled for power savings.

All devices are available in chip form and small MicroSO and SO packages. Tape and reel shipment is available without additional cost.

Applications

- PDAs
- Safety illumination
- Portable instrumentation
- Battery-operated displays
- LCD modules
- ♦ Toys
- Automotive displays
- Cellular phones
- Night lights

- Audio and TV remote control units
- Panel meters
- Pagers
- Clocks and radios
- Portable GPS receivers
- Handheld computers
- Caller ID



EL Lamp Driver Product Summary Table

Part	Input Voltage Range (V)	Packages	Low Power Disable Mode	Typical Output Voltage (V _{PP})	Adjustable Lamp Drive and Boost Frequency	Regulated Output Voltage
IMP525	0.9 to 2.5	MicroSO & SO	Yes	112	Yes	Yes
IMP527	0.9 to 2.5	MicroSO & SO	Yes	180	Yes	Yes
IMP528	2 to 6.5	MicroSO & SO	Yes	220	Yes	Yes
IMP560	2 to 6	MicroSO & SO	Yes	120	Yes	Yes
IMP803	2 to 6	MicroSO & SO	Yes	180	Yes	Yes

All devices are available in die form.

ELDP_t01.eps



IMP, Inc. Corporate Headquarters 2830 N. First Street San Jose, CA 95134-2071 Tel: 408-432-9100 Tel: 800-438-3722 Fax: 408-434-0335 e-mail: info@impinc.com http://www.impweb.com

© 1999 IMP, Inc. Printed in USA Publication #: 1010 Revision: B Issue Date: 08/17/99 Type: Product